

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/603,776	06/26/2003	Luc Burgun	02935.000001.	4879
5514 7590 01/29/2007 FITZPATRICK CELLA HARPER & SCINTO			EXAMINER	
30 ROCKEFELLER PLAZA NEW YORK, NY 10112			ALHIJA, SAIF A	
			ART UNIT	PAPER NUMBER
	•		2128	
SHORTENED STATUTORY	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		01/29/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)			
	10/603,776	BURGUN ET AL.			
Office Action Summary	Examiner	Art Unit			
	Saif A. Alhija	2128			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 16(a). In no event, however, may a reply be tin rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 03 No.	ovember 2006				
<u>'=</u>					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims		, ,			
4)⊠ Claim(s) <u>1-25</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-25</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	election requirement.				
Application Papers	·				
9) The specification is objected to by the Examiner.					
10) The drawing(s) filed on <u>26 June 2003</u> is/are: a) accepted or b) objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) □ All b) □ Some * c) ⊠ None of:					
· _ ·					
2. Certified copies of the priority documents	2. Certified copies of the priority documents have been received in Application No				
3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Bureau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.					
Attachment/c)					
Attachment(s) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date.					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) 5) Notice of Informal Patent Application (PTO-152)					
Paper No(s)/Mail Date 6) Other:					

Art Unit: 2128

DETAILED ACTION

1. Claims 1-25 have been presented for examination.

Response to Arguments

- 2. Applicant's arguments filed 3 November 2006 have been fully considered but they are not persuasive.
- i) Applicant has indicated that certified copies of the foreign priority documents would be submitted separately however they have still not been received by the Office.
- ii) Following Applicants amendment the objection to the Specification as well as the claims has been withdrawn.
- iii) Following Applicants amendment the 101 rejections of claims 1-25 regarding intended use and the phrase "capable of" are withdrawn, however the non-statutory rejection is maintained. The claims still recite the steps of generating, delivering, and connecting which does not produce a useful, concrete, and tangible result. The claims recite generating of files and delivering them to respective hardware parts which are connected. There does not appear to be an actual emulation implementation. See section 4.i below.
 - iv) Applicant argues that:

Nothing has been found or pointed out in Lin that would teach or suggest a first configuration file being delivered to a <u>first reconfigurable hardware part</u> forming a reconfigurable test bench, so as to configure the test bench, and a second configuration file being delivered to a <u>second reconfigurable hardware part</u>, so as to configure an emulator of the design under test, the first and second reconfigurable hardware parts being distinct and mutually connected. Rather, Lin, as discussed above, uses a single reconfigurable hardware model (see Fig. 1, ref. no. 20) to implement both the design under test and the test bench.

Art Unit: 2128

However, in addition to the previously cited sections of Lin, Column 11, Lines 16-35 and

Figure 67 anticipates the recited limitation. Column 11 and Figure 67 are shown below:

SIMULATION




FIG. 67

One embodiment of the present invention is a coverification system that includes a reconfigurable computing system (hereinafter "RCC computing system") and a reconfigurable computing hardware array (hereinafter "RCC hardware array"). In some embodiments, the target system and the external I/O devices are not necessary since they can be modeled in software. In other embodiments, the target system and the external I/O devices are actually coupled to the coverification system to obtain speed and use actual data, rather than simulated test bench data. The RCC computing system contains a CPU and memory for processing data for modeling the entire user design in software. The RCC computing system also contains clock logic (for clock edge detection and software clock generation), test bench processes for testing the user design, and device models for any L/O device that the user decides to model in software instead of using an actual physical I/O device. Of course, the user may decide to use actual I/O devices as well as modeled I/O devices in one debug session.

Element 2081 in Figure 67 is an RCC computing system which contains a test bench.

Further, the RCC computing system as discussed in Column 11 above contains "a CPU and a memory for processing data for modeling the entire user design." Therefore element 2081 contains hardware, the CPU/Memory, which is reconfigurable based on its provided test bench and clock information. Element 2084 is an RCC hardware array which contains a model of hardware and also consists of hardware. The DUT and the test bench are implemented in two distinct systems, in this case a system and an array, and as shown by element 2089 are also mutually connected. Therefore the rejection is maintained.

PRIORITY

3. Acknowledgment is made of applicant's claim for foreign priority based on an application filed in France on 26 June 2002. It is noted, however, that applicant has not filed a certified copy of the 0207949 application as required by 35 U.S.C. 119(b).

Appropriate correction is required.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

MPEP 2106 recites:

The claimed invention as a whole must accomplish a practical application. That is, it must produce a "useful, concrete and tangible result" State Street 149 F.3d at 1373, 47 USPQ2d at 1601-02.

4. Claims 1-20 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Art Unit: 2128

i) Claims 1-20 discuss a method and system of emulating a design under test, however the claims do not produce a useful, concrete and tangible result since the claims refer only to a connection between two hardware parts rather than, for example, an actual emulating implementation.

All claims dependent upon a rejected base claim are rejected by virtue of their dependency.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –


- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1-25 are rejected under 35 U.S.C. 102(e) as being clearly anticipated by Lin et al. "Coverification System and Method", U.S. Patent No. 6,389,379, hereafter referred to as Lin.

Regarding Claim 1:

Lin discloses Method of emulating a design under test associated with a test environment, the method comprising

generating in a first phase a first file for configuring the test environment, and (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35.

Column 27, Line 45 – Column 28, Line 57)



Art Unit: 2128

generating in a second phase a second file for configuring at least a part of the design under test, (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

delivering the first configuration file to a first reconfigurable hardware part forming a reconfigurable test bench so as to configure the test bench, (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57) and

delivering the second configuration file to a second reconfigurable hardware part so as to configure an emulator of the design under test, (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

wherein the first and second reconfigurable hardware parts are distinct and mutually connected.

(Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 2:

Lin discloses Method according to claim 1, the first phase comprises

producing a logic circuit comprising a network of logic gates, the logic circuit being representative of the test environment and compilation directives, (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57) and

compiling the logic circuit in accordance with the compilation directives, so as to obtain the first configuration file. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 3:

Lin discloses Method according to claim 2, wherein the test environment comprises a collection of drivers and monitors and the production of the logic circuit comprises the formation of hardware blocks in the form of networks of logic gates, these hardware blocks representing interfaces of drivers/monitors of software stimulation, interfaces of drivers/monitors of real hardware stimulation, drivers/monitors of emulated hardware stimulation, blocks for calculations of hardware triggers, and a block for interfacing with the emulator of the design under test. (Figures 28-30 and their corresponding descriptions)

Regarding Claim 4:

Lin discloses Method according to claim 3, wherein the formation of the hardware blocks is effected on the basis of statically defined networks of gates or of networks of gates which are generated dynamically by a software module. (Column 8, Line 21 – Column 9, Line 19)

Regarding Claim 5:

Lin discloses Method according to any one of claims 1 to 4, wherein the first phase and the second phase are performed in parallel. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 6:

Lin discloses Method according to any one of claims 1 to 4, wherein the first phase and the second phase are performed sequentially. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Art Unit: 2128

Regarding Claim 7:

Lin discloses Method according to claim 6, wherein the first phase is performed before or after the second phase. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 8:

Lin discloses Method according to claim 3, wherein


when the first phase is performed after the second phase, the production of the logic circuit uses as input parameters a description of the assignment of the logic inputs/outputs of the design under test to the pins of the emulator, and

when the second phase is performed after the first phase, the production of the logic circuit uses as input parameters a description of the interface of the design under test and supplies as output a description of the assignment of the logic inputs/outputs of the design under test to the pins of the emulator, the output description being used as a constraint parameter for the second phase. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 9:

Lin discloses Emulation system for emulating a design under test associated with a test environment, the system comprising

a host computer, (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)



Art Unit: 2128

a reconfigurable hardware test bench connected to the host computer and operable to emulate at least a part of the test environment, (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

a reconfigurable hardware emulator, connected to and distinct from the test bench, and operable to emulate at least a part of the design under test, (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

first generating means operable to generate a first file for configuring the test environment,

(Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column

11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57) and

second generating means operable to generate a second file for configuring the design under test.

(Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 10:

Lin discloses System according to claim 9, wherein the reconfigurable test bench comprises a fixed part and at least one reconfigurable interface circuit embodying the emulated part of the test environment. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 11:

Lin discloses System according to claim 10, wherein the fixed part comprises at least one control circuit and one circuit for interfacing with the host computer, and in that the reconfigurable interface circuit comprises interfaces of drivers/monitors of software stimulation which are operable to establish

communication with at least one software process executed on the host computer, and drivers/monitors of emulated hardware stimulation. (Figures 28-30 and their corresponding descriptions)

Page 10

Regarding Claim 12:

Lin discloses System according to claim 11, wherein the fixed part furthermore comprises hardware drivers/monitors, and the reconfigurable circuit comprises interfaces with the hardware drivers/monitors. (Figures 28-30 and their corresponding descriptions)

Regarding Claim 13:

Lin discloses System according to any one of claims 9 to 12, wherein the fixed part comprises a circuit for interfacing with a target device. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 - Column 28, Line 57)

Regarding Claim 14:

Lin discloses System according to claim 9, wherein the fixed part comprises a control part of a hardware logic analyser whose state evolves as a function of the hardware triggers. (Column 9, Line 33-58)

Regarding Claim 15:

Lin discloses System according to claim 9, wherein the reconfigurable test bench comprises a clock signals generator synchronized by a base system clock and delivering various secondary clock signals synchronizing the emulator of the design under test and certain at least of the hardware means of the test bench, the reconfigurable test bench further comprising clock retrocontrol means operable to in

Art Unit: 2128

response to at least one wait signal transmitted by one of the hardware means of the test bench regulated by a first secondary clock signal temporarily disable certain of the other secondary clock signals with different frequencies from that of the first secondary clock signal. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 16:

Lin discloses System according to claim 9, wherein the test bench and the emulator are embodied on an electronic card external to the host computer and connected to a mother card of the host computer.

(Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 17:

Lin discloses System according to claim 9, wherein the reconfigurable test bench is embodied on a first electronic card external to the host computer and connected to a mother card of the host computer, and the emulator of the design under test is embodied on one or more other cards external to the host computer and connected to the first electronic card. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 18:

Lin discloses System according to claim 17, wherein the circuit for interfacing with the target device is integrated into the first electronic card. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28,

Application/Control Number: 10/603,776 Page 12

Art Unit: 2128

· Line 57)

Regarding Claim 19:

Lin discloses System according to any one of claims 10 to 12, wherein the test bench and the emulator are embodied on an internal electronic card (CINT) incorporated into the host computer.

(Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 20:

Lin discloses System according to claim 13, wherein the circuit for interfacing with the target device is embodied on an external electronic card outside the host computer, and configured to be connected to the internal electronic card. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 21:

Lin discloses An apparatus in the form of an electronic card, configured to be connected to the mother card of a host computer, the electronic card comprising

a reconfigurable hardware test bench operable to emulate at least a part of a test environment associated with a design under test, and

a reconfigurable hardware emulator, distinct from the test bench, connected to the reconfigurable test bench and operable to emulate at least a part of the design under test. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27,

Line 45 – Column 28, Line 57)

Application/Control Number: 10/603,776 Page 13

Art Unit: 2128

Regarding Claim 22:

Lin discloses The apparatus according to claim 21, wherein the reconfigurable test bench comprises a fixed part and at least one reconfigurable circuit operable to embody the emulated part of the test environment. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35. Column 27, Line 45 – Column 28, Line 57)

Regarding Claim 23:

Lin discloses The apparatus according to claim 22, wherein the fixed part comprises at least one control circuit and one circuit for interfacing with the host computer, and the reconfigurable circuit comprises interfaces of drivers/monitors of software stimulation which are operable to establish a communication with at least one software process executed on the host computer, and drivers/monitors of emulated hardware stimulation. (Figures 28-30 and their corresponding descriptions)

Regarding Claim 24:

Lin discloses The apparatus according to claim 23, wherein the fixed part furthermore comprises hardware drivers/monitors, and the reconfigurable circuit comprises interfaces with the hardware drivers/monitors. (Figures 28-30 and their corresponding descriptions)

Regarding Claim 25:

Lin discloses The apparatus according to any one of claims 21 to 24, wherein the reconfigurable test bench comprises a clock signals generator synchronized by a base system clock and delivering various secondary clock signals of different frequencies, the reconfigurable test bench further comprising a clock retrocontrol means operable to in response to a wait signal transmitted by one of the hardware

means of the test bench regulated by a first secondary clock signal temporarily disable the secondary clock signals with different frequencies from that of the first secondary clock signal. (Abstract. Figures 1-6, 10, 16, and 67, for example, and their corresponding descriptions. Column 11, Lines 16-35.


Column 27, Line 45 – Column 28, Line 57)

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

- 7. All Claims are rejected.
- 8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saif A. Alhija whose telephone number is (571) 272-8635. The examiner can normally be reached on M-F, 11:00-7:30.



If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah can be reached on (571) 272-22792279. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAA

January 5, 2007

